10/541,660 BUR910010187US1

## In the claims:

- 1. (Currently amended) A semiconductor structure comprising:
- a semiconductor substrate having a strained layer-free region and a strained layer region, wherein the strained layer region has a trench selectively formed in the substrate, and comprises: a SiGe layer formed in the trench, and an epitaxial silicon layer formed on the SiGe layer;
- a first device formed in the strained layer-free region of the semiconductor substrate; and a second device formed in the strained layer region of the semiconductor substrate.
- (Original) The semiconductor structure of claim 1, wherein the first device comprises a memory cell and the second device comprises an FET.
- (Original) The semiconductor structure of claim 2, wherein the memory cell is a low-leakage DRAM cell and the FET is a MOSFET logic device.
- 4. Canceled.
- 5. (Currently amended) The semiconductor structure of claim  $\underline{1}$  4, wherein the epitaxial silicon layer is from about 2.5 to about 10 nm thick.
- (Currently amended) The semiconductor structure of claim 14, wherein the SiGe layer is epitaxially grown.
- 7. (Currently amended) The semiconductor structure of claim 1 4, wherein the strained layer region further comprises a spacer formed on a sidewall of the trench, the spacer isolating strain produced in the strained layer region from the strained layer-free region.
- 8. (Currently amended) The semiconductor structure of claim <u>1</u> 4, wherein the trench is from about IOOnm to about 400nm deep.

10/541,660 BUR910010187US1

(Currently amended) A method for fabricating a semiconductor structure comprising the steps of:

- a) providing a semiconductor substrate having a strained-layer free region;
- b) forming a first device in the strained layer-free region of the semiconductor substrate;
- c) selectively forming a strained layer region in the semiconductor substrate comprising:
  - i) forming a trench having a bottom surface and a sidewall surface;
  - ii) forming a layer of SiGe in the trench; and
  - iii) forming a layer of silicon on the layer of SiGe; and
- d) forming a second device in the strained layer region.
- 10. Canceled.
- 11. (Currently amended) The method of claim <u>9</u> <del>10</del>, wherein step (ii) comprises epitaxially growing the layer of SiGe.
- 12. (Currently amended) The method of claim 9 10, wherein step (iii) comprises epitaxially growing the layer of silicon.
- 13. (Currently amended) The method of claim 9 10, wherein the layer of silicon is from about 2. 5 rim to about 10 rim thick
- 14. (Currently amended) The method of claim 9 40, wherein after step (i), forming a spacer on the sidewall surface.
- 15. (Original) The method of claim 9, wherein the first device comprises a memory cell and the second device comprises an FET.
- 16. (Original) The method of claim 15, wherein the memory cell is a low-leakage DRAM cell and the FET is a MOSFET logic device.